Data Transfers over Peripheral Bus Using CDMA Technique
Authors: T. Nikolić, G. Djordjević, M. Stojčev, M. Krstić
Keywords: CDMA, data transfer, on-chip-interconnect.
Abstract:
The need for an efficient interconnect architecture has been caused by continued increase of the required communication bandwidth and concurrency of small-scale digital systems. The issue of applying the code division multiple access (CDMA) technique for data transfer over peripheral bus are discussed in this paper. The proposed technique represents an efficient interconnection solution for implementation in embedded systems based on low pin-count processing elements. Eight different system configurations, in respect to the number of transmitters and receivers, are realized at register-transfer level (RTL) using VHDL. The simulation results show that the communication bandwidth is scalable as the number of transmitter-receiver pairs increase.
References:
[1] J. KIM, I. VERBAUWHEDE, M.-C. F. CHANG, Design of an Interconnect Architecture and
Signaling Technology for Parallelism in Communication, IEEE Trans. VLSI Syst. Vol. 15,
No. 8, 2007, pp. 881-894.
[2] B. C. LAI, P. SCHAUMONT, I. VERBAUWHEDE, CT-bus: A Heterogeneous CDMA/TDMA
Bus for Future SOC in Proc. 38th Annu. AsilomarConf. Signals, Systems, and Computers.,
Vol. 2, Issue 7-10, Nov. 2004, pp. 1868 – 1872.
[3] K. SH. ZIGANGIROV, Theory of Code Division Multiple Access Communication, JohnWiley
& sons, Inc., IEEE Press, Piscataway, NJ, 2004.
[4] A. ATHAVALE, C. CHRISTENSEN, High-Speed Serial I/O Made Simple, Xilinx Connectivity
Solutions, San Jose, April 2005.
[5] R. H. BELL, JR., K. Y. CHANG, L. JOHN, E. E. SWARTZLANDER, JR., CDMA as a multiprocessor
interconnect strategy in Conf. Record 35th Asilomar Conf. Signals, Syst. Comput.,
2001, pp. 1246-1250.
[6] X. WANG, T. AHONEN, AND J. NURMI, Applying CDMA Technique to Network-on-Chip,
IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 15, No. 10, October
2007, pp. 1091-1100.
[7] T. D. RICHARDSON, C. NICOPOULOS, D. PARK, N. VIJAYKRISHNAN, Y. XIE, C.
R. DAS, V. DEGALAHAL, A Hybrid SoC Interconnect with Dynamic TDMA-Based
Transaction-Less Buses and On-Chip Networks, 19th International Conference on VLSI Design,
January 2006, pp. 657-664.
[8] T. R. NIKOLIĆ , G. LJ. DJORDJEVIĆ , M. K. STOJČEV, Simultaneous Data Transfers over
Peripheral Bus Using CDMA Technique, Proc. 26th International Conference on Microelectronics
(MIEL 2008), Niš, Serbia, 11-14 May, 2008, pp. 437-440, ISBN: 978-1-4244-1882-4.