A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability
Authors: G. Jovanović, M. Stojčev, Z. Stamenkovic
Keywords: Voltage controlled oscillator, ring oscillator, CMOS, frequency stability
Abstract:
A CMOS voltage controlled ring oscillator based on N-stage single-ended chain of different inverter types is described in this paper. The proposal is characterized by increased frequency stability (delta f over f larger than 2%) in term of power supply voltage variations in respect to standard solutions (delta f over f larger than 4%). The presented results are obtained using HSpice simulation and CMOS library model, level 49, for 1.2 µm technology.
References:
[1] C. H. PARK, O. KIM, B. KIM, A 1.8-GHz self-calibrated phase locked loop with precise I/Q matching, IEEE J. Solid-State Circuits, vol. 36, (2001), 777-783.
[2] L. SUN AND T. A. KWASNIEWSKI, A 1.25-GHz 0.35- m monolithic CMOS PLL based on a multiphase ring oscillator, IEEE J. Solid-State Circuits, vol. 36, (2001), 910-916.
[3] J. SAVOJ AND B. RAZAVI, A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector, IEEE J. Solid-State Circuits, vol. 36, (2001), 761-767.
[4] C. K. K. YANG, R. FARJAD-RAD, M. A. HOROWITZ, A 0.5- m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling, IEEE J. Solid-State Circuits, vol. 33, (1998), 713-722.
[5] M. ALIOTO, G. PALUMBO, ”Oscillation frequency in CML and ESCL ring oscillators”, IEEE Trans. Circuits Syst. I, vol. 48, (2001), 210-214.
[6] B. RAZAVI, A 2-GHz 1.6-mW phase-locked loop, IEEE J. Solid-State Circuits, vol. 32,(1997), 730-735.
[7] S. Docking, M. Sachdev, A Method to Derive an Equation for the Oscillation Frequency of a Ring Oscillator, IEEE Trans. on Circuits and Systems – I: Fundamental Theory and Applications, vol. 50, 2,(2003), 259-264.
[8] G. JOVANOVIĆ, M. STOJČEV, Current starved delay element with symmetric load, International Journal of Electronics, Vol. 93, 3, (2006), 167-175.
[9] O. C. CHEN, R. SHEEN, A Power-Efficient Wide-Range Phase-Locked Loop, IEEE Journal of Solid State Circuits, vol.37, 1, (2002), 51-,.
[10] TODD CHARLES WEIGANDT, Low-Phase-Noise, Low-Timing-Jitter Design Techniques for Delay Cell Based VCOs and Frequency Synthesizers, PhD dissertation, University of California, Berkeley, 1998.
[11] S. DOCKING, AND M. SACHDEV, An Analytical Equation for the Oscillation Frequency of High-Frequency Ring Oscillators, IEEE Journal of Solid State Circuits, vol.39, 3, (2004), 533-537.
[12] A. HAJIMIRI, S. LIMOTYRAKIS, T. LEE, Jitter and Phase Noise in Ring Oscillators, IEEE Journal of Solid State Circuits, vol.34, 6, (1999), 790-804.
[13] G. JOVANOVIĆ, M. STOJČEV, A Method for Improvement Stability of a CMOS Voltage Controlled Ring Oscillators, ICEST 2007, Proceedings of Papers, vol. 2, pp. 715-718, Ohrid, Jun 2007.